Experimental Validation of a Nested Control System to Balance the Cell Capacitor Voltages in Hybrid MMCs by Cardenas, Roberto et al.
Date of publication xxxx 00, 0000, date of current version xxxx 00, 0000.
Digital Object Identifier 10.1109/ACCESS.2017.DOI
Experimental Validation of a Nested
Control System for the Balance of the
Cell Capacitor Voltages in a Hybrid MMC
FELIPE DONOSO1,2, (student member, IEEE), ROBERTO CARDENAS2, (senior member,
IEEE), MAURICIO ESPINOZA3, (student member, IEEE), JON CLARE2, (senior member,
IEEE), ANDRES MORA4, (member, IEEE), and ALAN WATSON2, (member, IEEE),
1Department of Electrical Engineering, Faculty of Mathematical and Physical Sciences, University of Chile, Av. Tupper 2007, Santiago 8370451, Chile.
2PEMC Group, University of Nottingham, Nottingham NG7 2RD, UK.
3Faculty of Engineering, University of Costa Rica, San Pedro 11501-2060, Costa Rica.
4Department of Electrical Engineering, Universidad Técnica Federico Santa Maria, Valparaiso 8370071, Chile.
Corresponding author: Roberto Cardenas (e-mail: rcd@ieee.org).
The work of F. Donoso was supported by CONICYT- PCHA/Doctorado Nacional/2016-21160931.The work of R. Cardenas was supported
by Fondect Nr. 1180879 and Basal Project FB0008.
ABSTRACT In a hybrid modular multilevel converter (MMC), capacitor voltage balance between the
Full-Bridge Sub-Modules (FBSMs) and Half-Bridge Sub-Modules (HBSMs) is only possible when the arm
currents are bipolar. For a grid-connected MMC, operating at unity power factor, this is typically achievable
when the modulation index is less than 2. Previous control methodologies, based on open-loop feed-forward
compensating currents, have been proposed to operate an MMC with a higher modulation index. However,
these solutions do not minimize the compensating currents; they cannot compensate entirely for both the
variations in the operating conditions and the parameters typically encountered in a real implementation;
and they do not consider the actual capacitor voltage imbalance between the FBSM and HBSMs. In this
paper, a new nested closed-loop control algorithm based on an outer voltage control loop with an inner
current loop is proposed and experimentally validated. Feed-forward currents are still utilised in the inner
loop, but they are calculated using a new optimising algorithm which minimises the required compensating
currents. Moreover, to the best of our knowledge, this is the first work where explicit algebraic equations to
calculate these compensating currents are provided. Experimental results to validate the approach, obtained
with an 18-cell hybrid MMC, are presented and discussed in the paper.
INDEX TERMS Modular multilevel converters, hybrid MMC, sub-module capacitor balance.
I. INTRODUCTION
NOWADAYS, the modular multilevel converter (MMC)is a prominent solution for high voltage direct cur-
rent (HVDC) transmission systems [1], [2] and for medium
voltage drive applications [3], [4]. The main benefits of the
MMC are its modularity and scalability to reach high voltage
requirements, high efficiency, low harmonic distortion, trans-
formerless operation, and reduced dv/dt in each switch [5],
[6].
MMCs are composed of several building blocks termed
sub-modules (SM). Various SMs have been proposed to pop-
ulate MMCs, such as the half-bridge sub-module (HBSM),
the full-bridge sub-module (FBSM) and the neutral-point
clamped (NPC) sub-module [7]. However, most MMC appli-
cations use the HBSM to reduce semiconductor power losses.
In HVDC applications, the main drawback of the HBSM-
based MMC is that it cannot control fault currents due to
DC short circuits [8]. Consequently, for a pole-to-pole fault
the freewheel diodes of each HBSM could be damaged [9],
[10]. A possible solution, to block the DC short circuits, is to
add DC breakers [11] or to change the cell type, for instance,
to FBSMs [12]. Another disadvantage of the HBSM-based
MMC solution is that it cannot operate with a reduced DC
port voltage. During bad weather conditions, it is a common
practice to reduce the DC-port voltage to reduce the risk of
pole-to-pole short circuits [13], [14].
For drive applications based on the MMC, large low-
frequency voltage oscillations can occur in the sub-modules
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at low mechanical speed. Most of the proposed solutions
involve the injection of high frequency circulating currents
and common-mode voltage [15]. However, the circulating
currents can lead to over-sizing the components and the high
frequency common-mode voltage can reduce the lifespan of
the machine bearings [16]. To decrease the large voltage
oscillations a different approach, discussed in some recent
publications, is to reduce the dc-port voltage at low mechani-
cal speed [17]–[20]. In [17], a back-to-back MMC composed
entirely of FBSMs is proposed to regulate the dc-port voltage.
Although this solution reduces the capacitor voltage oscil-
lation at low speed, it doubles the number of switches and
consequently the losses are significantly increased. In [18],
[19], the dc-port voltage is modulated using series switches.
In this case, the mean value of the dc-link is regulated. How-
ever, the additional switches have to withstand the rated dc-
port voltage. In addition, snubber filters have to be included
to reduced the dv/dt introduced by the series switches.
The hybrid MMC, composed of both HBSMs and FBSMs,
was proposed in [21]. The hybrid MMC is able to operate
with a dc-port voltage lower than that achievable with a
HBSM-based MMC and it has fewer components than the
FBSM-based MMC. However, as demonstrated in [22], when
the modulation index is large (m≥2) corresponding to a low
dc-port voltage, the arm currents are unipolar (e.g. are always
positive) and in this condition the capacitor voltages of the
HBSMs cannot be balanced (see [21]).
Some control strategies have been proposed to compensate
the capacitor voltage imbalance between the HBSMs and
FBSMs in a hybrid MMC. In [21], balancing is accomplished
through forcing a polarity change in the arm current by
reducing the power factor at the grid-side and increasing the
magnitude of the ac component . In [23], the capacitor volt-
age balancing is realised by injecting a circulating current;
however, [23] does not present explicit expressions to cal-
culate the magnitude of the required current. Moreover, the
magnitude of the required circulating currents are calculated
offline assuming that the parameter of the MMC and grid are
constant.
To operate with a higher modulation index, a modified
sorting modulation scheme was introduced in [13]. In this
case a PI controller regulates the energy exchange between
the HBSMs and FBSMs by changing the order in which the
FBSMs are inserted by the modulation scheme, however, this
method, even though it is more efficient than others proposed
in the literature, does not guarantee the change of polarity
in the arm current required to balance the HBSMs at every
possible operating point.
The main drawback of the methods discussed in [13], [21],
[23], [24] is that the feed-forward circulating currents are
calculated off-line and are imposed without considering the
degree of imbalance between the capacitor voltages of the
FBSMs and HBSMs, i.e., there is no closed-loop control
of the FBSM-HBSM capacitor voltage imbalance, and the
system lacks the capability to compensate for changes in
the operating point and/or variations in the parameters of
the hybrid MMC. Consequently, the off-line calculated feed-
forward currents may not be totally effective in dealing with
the imbalance.
Considering the problems mentioned above, this paper
proposes the use of a nested closed-loop control system
to regulate the capacitor voltage imbalances between the
HBSMs and FBSMs. To augment the dynamic performance
of the proposed control system, off-line calculated compen-
sating currents are also fed-forward to the current control sys-
tem. The feed-forward currents are based on either reactive
grid-current components or internal circulating current com-
ponents (which do not appear at the grid). The two strategies
are denoted as CLC-I and CLC-II (Closed-Loop Control)
respectively. The compensating currents are calculated off-
line using a methodology based on an optimising algorithm
and, therefore, the injected current is the minimum that
ensures voltage balance between the FBSMs and HBSMs.
The main contributions of this work are:
1) Unlike previous works [9], [23], [24] the proposed strat-
egy implements a nested closed loop control system to
regulate the FBSM-HBSM capacitor voltage imbalance.
An outer control loop acts on the voltage imbalance
FBSM-HBSM and an inner control loop regulates the
compensating current in the MMC (based on either the
CLC-I or CLC-II strategy). Imprecision in the feed-
forward terms, due for example to parameter variations
are dealt with by the outer closed loop. In this way
balance is guaranteed for all operating conditions, with
minimum additional current and consequently with min-
imum additional power loss. The advantage gained by
adopting an outer closed loop is significant. Without it,
the feed-forward compensating currents would always
have to be over specified to guarantee balance in a
practical system. To the best of our knowledge this
approach has never been presented in the literature.
The design of this outer control loop is discussed in Sec-
tion V and its performance is experimentally validated
in Section VII-F.
2) A new methodology to obtain the feed-forward compen-
sating currents is proposed in this work. It is based on an
optimisation problem which is solved numerically (off-
line) to reduce the magnitudes of these compensating
currents, for either the CLC-I or CLC-II strategy, reduc-
ing the losses and thermal stress in the switches. This is
discussed in Section IV.
3) Unlike previous works [21]–[23], in this paper mathe-
matical expressions for the magnitude of the reactive
or circulating current required to guarantee the bal-
ance between HBSMs and FBSMs are derived (see
the Appendix). To the best of our knowledge, explicit
equations to calculate the feed-forward compensating
currents have never been presented in the literature
before. Therefore, the methodology presented in this
work is straightforward for others to replicate.
4) The advantages and disadvantages of the strategies
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CLC-I or CLC-II are discussed and compared in Section
IV-C and the analysis is experimentally validated. The
main conclusions drawn from this comparison can be
generalised to most of the strategies based on circulating
currents and/or reactive current compensation, reported
in the literature [21]–[23].
The rest of this paper is organised as follows: the analytical
model of the hybrid MMC is presented in Section II. Section
III introduces the capacitor voltage imbalance problem in
a hybrid MMC. The proposed strategies are explained in
Section IV. The outer and inner control loops proposed in
this paper are presented in Section V. Section VI briefly
discusses the global balancing control. Experimental results
are analysed and discussed in Section VII. The conclusions
are presented in Section VIII. Finally, there is an Appendix
where the algebraic equations for the CLC-I and CLC-II
methods are given.
II. MODELLING OF THE HYBRID MMC
FIGURE 1: Circuit diagram of the hybrid MMC.
The hybrid MMC consists of six arms as depicted in Fig. 1.
Each arm is composed of the cascaded connection of N
sub-modules and an inductor L. In each arm there are NH
HBSMs and NF FBSMs, with N=NH+NF .
For the hybrid MMC shown in Fig. 1, each output phase
x∈{a, b, c} is connected to an upper (U) and lower (L) arm
designated as y∈{U,L} respectively. The voltage modulated
by each arm vyx is depicted in (1), where S
y
xHi ∈ {0, 1} and
SyxFi∈{−1, 0, 1} are the switching states for the HBSMs and
FBSMs respectively, and vyCxi is the capacitor voltage of the

















The voltage-current relationships of the hybrid MMC are
shown in (2) using natural coordinates, where E is the dc-
port voltage, vyx and i
y
x are the arm voltages and currents









































Notice that in (2) the Thevenin inductance of the grid is
considered negligible. The variables in (2) are coupled and,
consequently, it is not straightforward to independently con-
trol the outer and inner converter variables in this reference
frame. To overcome this problem, some authors have pro-
posed the use of the Σ∆αβ0 linear transformation [25], [26].
Given a matrix in the natural coordinates XULabc , its Σ∆αβ0
transformation is obtained by pre-multiplying it by TΣ∆ and
post-multiplying it by Tαβ0. For instance, the arm voltage















































Applying the Σ∆αβ0 transformation to (2), the following






































where instead of using the 6 arm currents iyx in natural coor-
dinates, they are expressed in the Σ∆αβ0 reference frame
as the dc-port current iP , the ac-port currents iαβ ,which
are the α−β components of the grid-current for the circuit
depicted in Fig. 1, and the circulating currents iΣαβ (internal
to the converter). According to (5), iP , iαβ , and iΣαβ can be
controlled independently by the arm voltage terms vΣ0 , v
∆
αβ ,
and vΣαβ respectively. Throughout the paper, bold fonts are
used to denote vectors.
A. ENERGY CONTROL OF THE HYBRID MMC
Energy control of the MMC has been addressed in several
publications [26], [27], for completeness it is briefly dis-
cussed below.
Energy storage of the six arms is indirectly regulated by




vyCxi x ∈ {a, b, c}, y ∈ {U,L} (6)
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To regulate the total capacitor voltage vyCx with x∈{a, b, c}








































x∈{a, b, c} and y∈{U,L}, C is the cell capacitance, and v∗C
is the capacitor voltage reference of each sub-module. By ex-
pressing the converter power in the Σ∆αβ0 reference frame,
i.e. by pre-multiplying (7) by TΣ∆ and post-multiplying it
by Tαβ0 [see (3)-(4)], it is relatively simple to identify which



































If the energy is completely balanced in the hybrid
MMC, then the six capacitor voltages in the matrix lo-





Cb= · · ·=vLCc=Nv∗C). Considering this and ap-
plying TΣ∆ and Tαβ0, it is straightforward to conclude that
in a balanced converter the total capacitor voltages in the











C . The capacitor voltage v
Σ
C0 is related to the
total energy stored in the converter and has to be regulated to
a nonzero value, while the remaining 5 voltages term regulate
the balance among the converter arms. It can be shown that

































where < and (·)c are the real part and complex conjugate
operators respectively. The power term pΣ0 is proportional to
the difference between the ac power and the dc power of the
hybrid MMC. The power terms p∆αβ and p
∆
0 represent the
power difference between the upper and lower arms while
the power terms pΣαβ represent the power flow between the
converter phases [25], [26]. Therefore, to regulate the total
capacitor voltages V Σ∆Cαβ0, different components of the circu-
lating current iΣαβ along with the dc port current are used.
By inspecting the power terms PΣ∆αβ0 it is straightforward
to choose current components (orthogonal between them) to
produce controllable dc-power terms, to regulate V Σ∆Cαβ0 of
(8). In the following analyses, the circulating current utilised
in this work is shown in (13) where θ=
∫
ωgdt is the grid






jθ + iΣ−dq e
−jθ (13)
To regulate the energy balance among the 6 arms, three
balancing actions are considered [25]:
1) Total energy control: The power term pΣ0 regulates the
total energy stored in the converter. The current iP or id
can be used to regulate pΣ0 (9).
2) Vertical balance: To balance the energy between the
upper and lower arms, the power terms p∆αβ and p
∆
0 are
controlled. By replacing the circulating current iΣαβ (13)
in the power term p∆αβ (11) it can be noticed that only
the negative sequence component iΣ−dq e
−jθ produces
a manipulable dc power term with the grid voltage
vαβ=Vge
jθ, in this case, the controllable power term
is VgiΣ−dq . Analogously, the positive sequence current
component iΣ+d produces a manipulable power term in
p∆0 (12).
3) Horizontal balance: To balance the arm energy between
all phases, the power term pΣαβ is used. In this case, the
second term of (10) is controlled using the component
iΣαβ of the circulating current (see (13)).
III. BALANCE BETWEEN THE HBSMS AND FBSMS
DURING LOW DC-PORT VOLTAGE
The capacitor voltage imbalance problems produced in a
hybrid MMC operating with a high modulation indexm have
already been reported in [9], [22]–[24]. For completeness
they are briefly discussed here.
When a hybrid MMC operates with a reduced dc-port
voltage E, the arm currents can become unipolar, i.e. the arm
currents will not have zero crossing points. If this condition
is not corrected, the capacitor voltages of the HBSMs and
FBSMs will diverge continuously. Without loss of generality,


















VgIg cos (ϕ) (15)
where Vg and Ig stand for the moduli of the grid voltage
and current respectively, and ϕ is the grid power factor
angle. By defining the modulation index as m=2Vg/E and


























From (16)-(17), if the reactive current is zero (i.e. ϕ=0), the
arm currents become unipolar for m>2. Considering that the
voltage synthesised by the half-bridge power cells is also
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unipolar, it is simple to conclude that, when the arm current
is also unipolar, the HBSM power flow is unidirectional and
their capacitors charge (or discharge) continuously each time
the half-bridges synthesise a non-zero voltage.
IV. OPTIMAL METHODOLOGY TO ENSURE THE LOCAL
BALANCE OF THE HYBRID MMC
This paper proposes two control strategies to operate the
hybrid MMC with high modulation indices (m≥2), by forc-
ing polarity changes in the arm currents. As mentioned
previously, the arm current can be made bipolar by injecting
reactive current or circulating current. Both strategies aim to
move energy from the FBSMs to the HBSM and vice versa.
To the best of the authors’ knowledge, optimal methodolo-
gies to minimise the required circulating or reactive currents
have not been proposed before. Moreover, this is the first
work where explicit algebraic equations to calculate the
compensating current are presented.
For the analysis presented below, it is considered that
the cascade connections of FBSMs and HBSMs of phase
x∈{a, b, c} and pole y∈{U,L} are modelled as two equiv-




























F − vΣH (20)
A. REACTIVE CURRENT INJECTION METHOD (CLC-I)
The arm current and voltage iUa and v
U
a in steady-state
operation can be expressed as (21)-(22) where id and iq are
the active and reactive grid-current, and θ=ωgtwith ωg as the
grid frequency. It is assumed that the voltages and currents
are referred to a synchronous rotating frame orientated along
















To illustrate the local balancing problem between the HBSMs
and FBSMs for m≥2, the instantaneous and average value of
the capacitor voltages for the HBSMs vUHa and FBSMs v
U
Fa,
along with the arm voltage vUa and arm current i
U
a are shown
in Fig. 2, considering id < 0 and iq > 0. A similar analysis
can be performed for the other operating conditions.
In Fig. 2, θv1−θv2 and θi1−θi2 are the zero-crossing
angles of the arm voltage vUa and current i
U
a respectively.








-1 1 2 3 4 5
1.0
1.03
FIGURE 2: Sub-module charging and discharging process
for CLC-I. Arm voltage vUa (blue), arm current i
U
a (yellow),
capacitor voltage of the equivalent FBSMs vUFa (green) and
HBSMs vUHa (red).
voltage vUa is equal to the maximum synthesised voltage of
the FBSMs:











− tan−1(iq, id) (24)











θF2 = 2π − θF1 (26)
In this paper, the iq required to guarantee balance between
the HBSMs and FBSMs is calculated by considering that the
∆E energy incremented in the FBSMs (while the HBSMs
synthesise 0V) is released during θ ≤ θi2 .
1) Initially, between θv1 and θv2 the arm voltage is neg-
ative, and only the FBSMs generate voltage while the
HBSMs produce 0V. In this case, the FBSMs increase
their total energy W+F (27). Although the HBSMs could
be inserted, the FBSMs would then modulate an even
lower negative voltage and consequently W+F will be
















2) Next, in the interval between θv2 and θF1 the capacitors
of the FBSMs will discharge while the HBSMs synthe-
sise 0V since, in this period, the FBSMs have higher
priority to be discharged. The energy exchange is W (−)F1
and it is calculated similarly to the previous case, see
(49) in the Appendix.
3) Finally, from θF1 and θD, the FBSMs alone are not
able to synthesise the required voltage and both the
FBSMs and the HBSMs have to be used. As depicted
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in Fig. 2, θD is the angle where the FBSMs have finally
released the entire energy, W+F , incremented between
θv1 and θv2 . Notice that θD ≤ θi2. The energy released
in this period, by the FBSMs, is W (−)F2 see (50) in the
Appendix.
To ensure the balance of the FBSMs, the total energy








F2 = 0 (28)
Therefore, the required iq can be calculated from (28) as a
function of θD. In the appendix, the general expression for
calculating iq is presented in (51). As an example, a sim-
ple case is considered assuming m=2.6; NF /NH=0.5; and
v∗C=E/N . The required reactive current for this operating
condition is shown in (29).
iq(θD) =
id(−1.2987θD − sin(θD) + 5.77691)
cos(θD)− 0.0183333
(29)
To inject the minimum reactive current that ensures the












θF1 < θD < θi2
(30)
which is numerically solved off-line (using the Nelder-Mead
method). The reactive grid-currents are calculated from the
result of (30) using (51) in the appendix and are stored in a
look-up table as shown in Fig. 5(b).
B. CIRCULATING CURRENT INJECTION (CLC-II)
Bipolar arm current can also be forced by injecting a quadra-
ture component in the circulating current. In this case, the
extra component only appears in the converter arms and
affects neither the ac nor the dc ports of the MMC.





to balance energy among the 6 arms of the hybrid MMC
as discussed before (global capacitor voltage balance). In
this work, a quadrature component of the circulating current
(iΣ+q ) is utilised as a degree of freedom to force a polarity
change in the arm currents. The circulating current in natural






 sin(θ)sin(θ− 2π3 )
sin(θ+ 2π3 )
 (31)
where the terms iΣGBx are the circulating currents used for the







d ) cos(θ) + i
Σ−
q sin(θ) (32)
During steady-state operation the circulating current required
to perform the global balance of the capacitor voltages
becomes negligible, therefore iΣGBx ≈ 0. The circulating
current iΣ+q is added to both the upper and lower arm cur-
rents. For instance, if a circulating current component iΣ+q is
injected, the arm currents iya with y ∈ {U,L} become:
iya=
√












±0.5iq + iΣ+q ,±0.5id
)
(34)
According to (33)-(34), the phase shift and magnitudes of
the arm currents iUx and i
L
x could be different. Therefore, the
charging/discharging behaviour of the HBSMs and FBSMs
of the upper and lower arms is not the same when compen-
sation utilising circulating current is applied. The minimum
required current iΣ+q to guarantee the balance between HB-
SMs and FBSMs can be calculated in a similar manner to
that for the previous method CLC-I. However, due to the
asymmetry between iUx and i
L
x , it is necessary to compute the
minimum iΣ+q for the upper and lower arms separately. The
general expression obtained for the upper circulating current
is shown in (52) (see the Appendix). For the operating point
considered previously to derive (29), and iq=0, the required
circulating currents iΣ+qU and i
Σ+
qL for the upper and lower
arms respectively are:
iΣ+qU (θU ) =




id(−0.649351θL + 0.5 sin(θL) + 3.08257)
cos(θL)− 0.226111
(36)
Notice that iΣ+qU (θU ) = 0.5iq(θD) [see (21) and (33)] which
is consistent with the fact that the contribution of the reactive
current and circulating component in the upper arm current
are −0.5iq and −iΣ+q respectively.
To obtain the feed-forward compensation current, a numer-
ical off-line minimisation procedure is used to calculate the
angles θU and θL that minimise iΣ+qU and i
Σ+
qL respectively.
The optimisation problem is almost identical to that depicted
in (30), but using circulating currents instead of imposing a
reactive current component in the grid. For the same operat-
ing point, the maximum of the pair (iΣ+qU , i
Σ+
qL ) is used as the
feed-forward compensating current and is stored in a look-up
table. This is shown in Fig. 5(c).
C. ADVANTAGES AND DISADVANTAGES OF CLC-I AND
CLC-II
A comparison of the advantages and disadvantages of circu-
lating/reactive currents for capacitor voltage balancing in a
hybrid MMC has not been presented in the literature before
and it is fully analysed in this section.
The main differences between CLC-I and CLC-II are the
modulation margin and the power factor of the grid currents.
The modulation margin is the unoccupied sub-module capac-
itor voltage per arm. When reactive current is utilised (see
Section IV.A), it is relatively simple to demonstrate [from (5)]
that the reactive current in steady state is:
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where the variables are oriented along the grid voltage, ωg
is the grid angular frequency, Vg is the grid voltage, v∆d is
the d-axis voltage synthesised by the hybrid-MMC and L is
the arm inductance. From (37) it is concluded that in steady
state operation when iq=0, v∆d is intrinsically negative with
a value of v∆d ≈− 2Vg . Therefore (37) can be written as:
iq =
Vg − (|v∆d |/2)
ωg(L/2)
(38)
where the voltage |v∆d |/2 is equivalent to a “converter volt-
age” (see [28]). Using (38), it is concluded that the magnitude
of iq , when the hybrid-MMC is supplying a lagging reactive
power to the grid (iq>0), is simple to increase by reducing
the voltage |v∆d | synthesised by the converter. Therefore there
is a relatively large voltage (the full magnitude of the grid
voltage vector) to produce this current. On the other hand,
if it is required to supply leading reactive power to the grid
(i.e. iq<0), the voltage |v∆d | synthesised by the converter
has to be increased until the numerator of (38) becomes
negative. Therefore, if the voltage margin in the capacitors is
low, particularly in the time interval where only the FBSMs
(e.g. for m>2) are operating, then it is concluded that there
is less voltage margin available, i.e. without reaching over-
modulation, to achieve operation with iq<0. Moreover, if
the hybrid MMC is connected to a weak grid with a non-
negligible Thevenin reactance, a larger value of |v∆d |/2 is
required to regulate a reactive current iq<0.
In summary, regarding CLC-I, it can be concluded that the
main advantage of this strategy (for iq>0) is the relatively
large voltage margin available which can be used to improve
the dynamic response and steady state operation of this
method. This is further corroborated by the experimental
results depicted in Section VI. The main disadvantage of
CLC-I is that the grid has to operate with low power factor,
and this could be infeasible for long-term operation.













Using (5) and neglecting the voltage drop in the inductance,




0 can be replaced by their




+ vga + v0 (40)
where the voltage vga is the phase-a grid voltage, E is the
dc-link voltage and v0 is the common mode voltage, which is
not considered in this application (i.e.v0 = 0). Therefore the
upper arm has to synthesise a peak vUa value approximately
equal to the sum of the peak phase to neutral grid voltage,
half of the dc-link voltage and the peak value of vΣα .
Considering that a fraction of the voltage vΣαβ is required
to regulate the current iΣ+q , utilised in CLC-II, the voltage
margin (at a particular operating point) is provided by the
maximum value of |vΣαβ | that can be synthesised without
over-modulation resulting in in any of the submodules. How-
ever, it is not simple to determine this margin considering
that the components of the circulating current required for
balancing the energy in the hybrid-MMC [see (13)] are also
regulated using vΣαβ . Using the criterion reported in [29] the
fraction of the capacitor voltage utilised for vΣα could be set to
≈ 20% (for an HVDC system). However this 20% of voltage
margin is still well below that available in CLC-I when iq > 0
[see (38)].
In summary, the strategy CLC-II has less voltage margin
than that of CLC-I (for iq > 0) and this affects the dynamic
performance of this methodology and the maximum value of
iΣ+q which can be synthesised. However, the main advantage
of this control methodology is that the grid can be operated
with unity power factor.
The optimal values of the reactive current iq (CLC-I)
and circulating current iΣ+q that guarantee the local balance
between the HBSMs and FBSMs are shown in Figs. 3 and
4 respectively. These values have been obtained using the
methodology discussed in Section IV. Notice that for deter-
mining Fig. 4 unity power factor operation at the grid side
has been considered. The compensating currents required
(iq and iΣ+q ) are shown as a function of the modulation
index m and the direct grid-current id. In both cases, the
required current increases as the modulation index or the
direct current increases. Moreover, it has to be considered
that the current |iq| is a grid current and the current |iΣ+q |
is the arm current. Therefore their magnitudes cannot be
directly compared unless it is considered that the arm current
produced by CLC-I is half of |iq| [see (21)]. Finally notice
that the absolute values, i.e. |iq| and |iΣ+q |, are shown in Figs.
3 and 4 because equal balancing performance is obtained
with ±iq and ±iΣ+q . As stated in Section IV.B, for CLC-
FIGURE 3: Minimum |iq| (pu) as a function of the modula-
tion index m and the direct current id (pu).
II the optimisation problem has to be solved for the upper
and lower arms independently. The currents for the upper and
lower arms are shown in the yellow and blue plots of Fig. 4.
For id>0 (id<0), the magnitude of the required current for
the lower arms is higher (lower) than that of the upper arms.
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FIGURE 4: Minimum |iΣ+q | (pu) as a function of the modu-
lation index m and the direct current id (pu).
V. LOCAL CAPACITOR VOLTAGE CONTROL
The local capacitor voltage control regulates the imbalance
between the capacitor voltages of the FBSMs and HBSMs
when the arm current becomes unipolar. The local balance
control is shown in Fig. 5. In Fig. 5(a) the outer control loop
is shown, as well as a feed-forward current component stored
in a look-up table. This feed-forward component could be
obtained either from the CLC-I strategy [see Fig. 5(b)] or
from the CLC-II control strategy [see Fig. 5(c)]. The design
of the outer control loop is discussed below in Section V-A.
FIGURE 5: Proposed local balance control. (a) general struc-
ture of the local balance control, (b) proposed control CLC-I,
and (c) proposed control CLC-II.
A. DESIGN OF THE OUTER VOLTAGE CONTROL LOOP
As shown in Fig. 5(a), the voltage difference eFH between
the average capacitor voltages of the FBSMs (vΣCF ) and the
HBSMs (vΣCH ) [see (18)-(20)] is filtered out and processed by
a controller based on a lag network which can be designed
to have a high rejection of the dc component of the error
eFH . An integrator is avoided in this application because, in
steady state operation, the average capacitor voltages of the
FBSMs and HBSMs could be slightly different even when the
energies in the FBSMs and HBSMs are balanced. Therefore,
the utilisation of a PI controller is not a suitable option to
regulate ∆eFH .
For the design of the lag controller it is assumed that a
slow dynamic is required for the outer voltage control loop,
considering that a well-estimated feed-forward compensating
current will compensate most of the error eFH with the faster
dynamic response typically produced by the inner control
loops. Therefore, the transfer function between ∆i∗q and
∆vΣCF − ∆vΣCH can be represented as a small signal gain










∆iq = KFH∆iq (41)
A similar transfer function to that depicted in (41) can be
obtained for the CLC-II strategy. A voltage hysteresis band is
utilised in the outer control loop, therefore if eFH is greater
than the upper threshold, VCU, then the lag compensator
is activated, and will be deactivated when eFH is below






The dc-gain of the lag controller depicted in (42) is equal
to (a/b)KL. Therefore by adequately selecting the values of
KL, a and b a good rejection of the dc-component of eFH
is obtained. In this work the design of the lag controller has
been realised using the root locus method. The gain KFH
of (41) has been obtained using simulation work consider-
ing different modulation indexes, for a hybrid MMC with
NF /NH=1/2. The results are obtained in Fig. 6 and they
are very similar for both the CLC-I and CLC-II strategies.
In Fig. 6(a) the variation of the eFH respect to the reactive
current is shown, the voltage error is expressed in per unit
and the base voltage is defined as the total capacitor voltage
reference Nv∗C . Notice that after the balancing is achieved,
increasing the current iq (or iΣ+q ) does not produce any effect
in the error eFH .
The small signal gain KFH [see (41)] is shown in
Fig. 6(b). Usingm=2.2 as an example, it is shown in Fig. 6(b)
that for an iq current below ≈ 0.15pu the gain KFH is ≈
0. This is because the arm current is unipolar and no bal-
ancing is possible. For iq>0.15pu the gain KFH is strongly
non-linear until it get again to zero when the balancing is
achieved. Notice that after balancing the energy between the
full and half bridge cells in the converter, the effects produced
in eFH by increasing the current iq (or iΣ+q ) are negligible.
The gain KFH has units of Ohms and consequently is ex-
pressed in per unit considering the base impedance.
Using Fig. 6 the design of the lag controller [see (42)]
is simple to realise using Root Locus or any other control-
design methodology. From Fig. 5(a) it is concluded that the
outer voltage control system has a closed loop transfer func-
tion with a single dominant pole whose location is between
the zero "a" and the pole "b" (see Fig. 7). Therefore, the
natural frequency of this dominant pole is limited. Moreover,
even when the variation of the gain KFH could be relatively
high, as shown in Fig. 6, this gain variation is restricted when
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FIGURE 6: Gain of the local balance plant for CLC-I.
FIGURE 7: Root locus for the design of the outer control
loop.
the feedforward compensating currents of CLC-I and CLC-II
are relatively well estimated. Therefore a good design of the
lag controller is relatively simple to realise.
To show the effects of using relatively well- estimated
feedforward compensating currents in the gain variation of
KFH , an example is provided considering m = 2.8 opera-
tion. With a good estimation of these currents the gain KFH
is approximately confined to the limits of the dashed-box
located at the right of Fig. 6(b).
B. IMPLEMENTATION OF THE INNER CONTROL LOOPS
The control diagram for CLC-I is depicted in Figs. 5b. A
look-up table is used to determine the feed-forward reactive
current iqff obtained by applying the optimising procedure
discussed in Section IV-A [see (30)]. The total reactive cur-
rent reference i∗q , obtained by adding the outputs of the lag
controller and the look-up table, is regulated by the current
control loops of the overall control system (see bottom right
side of Fig. 8).
The control diagram for the CLC-II strategy discussed
in Section IV-B is shown on Fig. 5c. The main difference
with CLC-I is that the required optimal circulating current
iΣ+q is different for the upper (i
Σ+
qU ) and lower (i
Σ+
Lq ) arms.
Therefore, to ensure a good balance of both arms, the maxi-
mum value of the two currents (i.e. upper and lower arms) is
considered. The total current iΣ+∗q , obtained as the sum of the
lag controller output and look-up table (maximum) output, is
regulated by the current control loops of the overall balancing
control system (see bottom left side, below the green box of
Fig. 8).
VI. GLOBAL CAPACITOR VOLTAGE CONTROL
The global capacitor voltage control shown in Fig. 8 ensures
balancing of the total energy among the six arms. It is com-
posed of an outer voltage layer (green) and an inner current
layer (blue). The floating capacitor voltages within each arm
are added to obtain the total capacitor voltage V ULCabc which is
then referred to the Σ∆αβ0 reference frame. Notice that the
term vΣCαβ has a double frequency component 2ωg due to
the term 0.25(vαβiαβ)c [see (10)], while the term v∆Cαβ has
a frequency component ωg (11). The oscillatory components
of vΣCαβ and v
∆
Cαβ are removed using notch filters tuned at
2ωg and ωg respectively. To ensure the balance among the 6
















To regulate the capacitor voltages V Σ∆Cαβ0, with zero steady-
state error, PI controllers are utilised. The outer voltage con-
trollers provide the circulating current iΣ∗αβ , and grid currents
i∗dq to the inner control loops. The circulating currents i
Σ
αβ
are regulated using proportional resonant controllers tuned at
ωg (see [30], [31]). The grid currents idq are regulated using
PI controllers.
The output of the inner current controllers provide the
voltages references V Σ∆αβ0 to be synthesised by the hybrid-
MMC cells. The arm voltage references V ULabc are calculated
using the inverse Σ∆αβ0 transformation. Finally, a sorting
modulator is used to generate the gate drive signals for each
cell [32]. The sorting modulation algorithm also provides
cell-balancing capability within each arm.
VII. EXPERIMENTAL RESULTS
To validate the proposed control strategies, an experimental
prototype of a 5kW-hybrid MMC composed of 18 sub-
modules was designed and implemented (see Fig. 9). The
parameters of the experimental system are listed in Table
1. The controller was programmed in a DSP Texas Instru-
ment model TMS320C6713 platform augmented by 3 FPGA
(Actel) boards (shown at the bottom right of Fig. 10). These
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FIGURE 8: Proposed global balance control.
boards are used to interface the A/D converters, to implement
the hardware protection system (overcurrents and overvolt-
ages), and to generate the pulse-width modulation signals
(PWM) of each cell. The grid is emulated using a chroma
61511 programmable supply (shown at the bottom left of
Fig. 10) and the load is composed of resistors connected to
the dc-port side of the hybrid MMC (see Fig. 9).
The entire control algorithms for the CLC-I and CLC-II
cases require processing times of 60.7µs and 64.2µs respec-
tively. The sampling period is 125µs (carrier frequency of
8kHz). See Table 1 for further details.
FIGURE 9: Circuit diagram of the experimental MMC pro-
totype composed of one FBSM and 2 HBSMs in each arm.
A. OPERATION OF AN UNCOMPENSATED HYBRID
MMC IN THE OVER-MODULATION RANGE
As explained in Section III, when a hybrid MMC operates
in over-modulation (m>2), the arm currents may become
unipolar if neither of the control systems depicted in Fig. 5
is enabled. This is experimentally demonstrated in Fig. 11.
FIGURE 10: Experimental System. At the top are the 18
FBSM and HBSM modules. Bottom left is the Chroma 61511
programmable power supply. Bottom right is the control
platform.
TABLE 1: Parameters of the experimental setup.
Parameter Description Value
NH HBSMs (IGBT (F4-50R06W1E3/ 50A) per arm 2
NF FBSMs (IGBT (F4-50R06W1E3/ 50A) per arm 1
6N Total number of cells 18
Vg Magnitude of the grid voltage 120V
v∗C Sub-module voltage reference 100V
fc Carrier frequency (PD-PWM modulation) 8kHz
L Arm inductance 4.15 mH
C Cell capacitor (B43564-D4338-M/ 350V) 3.3 mF
R1 Resistive load 11 Ω
R2 Resistive load 22 Ω
In this case the hybrid MMC is feeding a resistive load
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R1=11 Ω at the dc-port side (see Fig. 9). Initially, the hybrid
MMC operates with a modulation index m=1.7 equivalent
to E=141V and then the modulation index is ramped from
m=1.7 to m=2.55 (i.e. E≈94V ).
FIGURE 11: (a) Capacitor voltages of vUCa1 (yellow), v
U
Ca2
(green), vLCa1 (blue), and v
L
Ca2 (red); (b) grid current ia
(yellow), arm currents iUa (green) and i
U
a (blue), and dc-port
voltage E (red); (c) zoomed view of (b).
Fig. 11(a) shows waveforms for the capacitor voltages
of the upper arm vUCa1 (FBSM, yellow) and v
U
Ca2 (HBSM,
green), and those of the lower arm are vLCa1 (FBSM, blue)
and vLCa2 (HBSM, red) for phase a. In addition, the grid
current ia, the arm currents iUa (upper) and i
L
a (lower), and
the dc-port voltage E are shown in the scope waveforms
in Fig. 11(b). An zoomed view of this figure is shown
in Fig. 11(c) expanding the zone where the arm currents
become negative. After t1, the modulation index is m>2
and, as a consequence, the arm currents become unipolar
and the capacitor voltages of the FBSMs and HBSMs start to
unbalance. At t2, the modulation index is m=2.55, and the
FBSMs trigger the over-voltage protection Vmax = 140V and
the converter is shut down. Notice that form>2, the capacitor
voltages of the FBSMs increase while those of the HBSMs
decrease.
B. OPERATION OF THE PROPOSED CONTROL SYSTEM
(CLC-I) FOR OVER-MODULATION OPERATION
In this section the operation of the control system labelled
as CLC-I, discussed in Section IV and depicted in Fig. 5(b),
is presented. The currents and voltages produced by the
converter when the modulation index is ramped from m=1.7
to m=2.5 are shown in Fig. 12. As explained previously,
the minimum reactive current to ensure the local balance
between FBSMs and HBSMs is derived by solving the
optimization problem (30) along with the action of the lag
compensator [see Fig. 5]. Fig. 12(a) shows the cell capacitor
voltages vUCa1 (FBSM, yellow), v
U
Ca2 (HBSM, green), v
L
Ca1
(FBSM, blue), and vLCa2 (HBSM, red). Notice that the FB-
SMs and HBSMs remain balanced during the whole modu-
lation index sweep. The grid currents and dc-port voltage are
shown in Fig. 12(b) with the grid current reaching a peak-
to-peak value of ≈22.9A at the beginning of the test and a
final value of ≈14.7A at the end of the test. Notice that the
grid current is increased by the CLC-I strategy when m>2.
This is because reactive current is added to the grid current
in order to produce a bipolar current in the arms. A zoomed
view, when m=2, is shown in Fig. 12(c). Once m=2.5, the
magnitude of the reactive current is iq≈5.1A and the power
factor is 0.7. In steady-state, the capacitor voltage oscillations
are less than 6.2V.
C. PERFORMANCE COMPARISON BETWEEN CLC-I
AND SIMILAR STRATEGIES PREVIOUSLY DISCUSSED
IN THE LITERATURE
In [21], [33] among other works, the imbalance problem is
also addressed by manipulating the reactive component of
the grid currents, but without including the external voltage
control loop shown in the nested control system shown in
Fig. 5. In the previous publications, it is claimed that the
power factor to ensure bipolar arm currents is given by:
m cos(ϕ) < 2 (44)




|id| ≤ |iq| (45)
Notice that this expression only guarantees the change of
sign of the arm currents. However, it does not necessarily en-
sure capacitor voltage balance among FBSMs and HBSMs.
In addition, (45) only gives a lower bound for the reactive cur-
rent magnitude. Therefore, a scaling factor has to be included
in order to ensure capacitor voltage balance for the whole
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FIGURE 12: Capacitor voltage balance using CLC-I for
m = 1.7 → 2.5. (a) capacitor voltages of vUCa1 (yellow),
vUCa2 (green), v
L
Ca1 (blue), and v
L
Ca2 (red); (b) grid currents
iabc and dc-port voltage E; and (c) zoomed view of the (b).







Since there is no explicit expression given to calculate the
required i∗q (46), such as the one discussed in this work (see
Section IV-A), the minimum reactive current (i.e. α1) has
to be obtained using simulation work and/or a methodology
based on trial and error. In order to demonstrate the potential
difficulties of this approach, a test was conducted on the
experimental prototype. Following several iterations of sim-
ulation and experimental tests and the use of trail and error,
it was determined that α1=1.33 ensures capacitor voltage
balance between the FBSMs and the HBSMs for m=2.5.
However, α1=1.33 does not ensure capacitor voltage balance
for lower modulation indexes. In Fig. 13(a)-(b), the modula-
tion index reference is changed from m=1.7 to m=2.5 and,
although the capacitor voltages are balanced once m=2.5,
they drift apart for m=2.1 as shown in Fig. 13(b). If the
modulation index is ramped from m=1.7 to m=2.1, the
capacitor voltages remain unbalanced as shown in Fig. 13(c)
with a capacitor voltage error of ≈7V. This problem is
produced by the non-linearities of the system (see Fig. 6),
and the non-linearities of the term
√
m2 − 4 given in (46).
Conversely, with the proposed CLC-I strategy, this problem
is not apparent [see Fig. 12(a)]. This is because the minimum
current to balance the capacitor voltage is obtained using
an explicit expression (see Section IV-A), and the external
voltage control loop, depicted in Fig. 5, ensures regulation
even if the reactive current is slightly in error.
D. OPERATION OF THE PROPOSED CONTROL
SYSTEM (CLC-II) FOR OVER-MODULATION OPERATION
The same modulation index variation (m=1.7→2.5) consid-
ered in the experimental results presented in Fig. 12 is re-
peated but using the CLC-II strategy. In this case, the circulat-
ing current component iΣ+q , obtained using the methodology
discussed in Section IV-B, is utilised to balance the FBSMs
and HBSMs during over-modulation (m>2).
Fig. 14(a) shows the capacitor voltages vUCa1 (yellow),
vUCa2 (green), v
L
Ca1 (blue), and v
L
Ca2 (red). As shown in
Fig. 14, at the beginning of the test the grid current (peak-to-
peak) is ≈22.9A (similar to that depicted in Fig. 12) while at
the end it is ≈11.2A; this is less than the value obtained for
the CLC-I case which was ≈14.7A. As discussed previously,
the difference in magnitude is produced because the CLC-
I strategy uses reactive grid-current to balance the HBSM-
FBSM capacitor voltages.
In Fig. 14, circulating current is applied to the arm currents
to balance the capacitor voltages. For m>2 a current iΣ+q
is injected, [see lower waveforms of Fig. 14(b) and (c)],
with a peak-to-peak value of ≈7.5A. Notice that there is a
small voltage difference increase ≈3V for m≈2.1 between
the capacitor voltages of the upper and lower arms which
becomes negligible after 0.15s. The maximum steady state
voltage oscillation is 8.3V. A zoomed view of the grid current
ia, the arm currents iUa and i
L
a , the dc-port voltage E, and the
circulating current iΣa are shown in Fig. 14(c) for the zone
where m≈2.
As mentioned before, when CLC-II is applied, there is
a reduced unbalance of ≈3V between the average voltages
of the upper and lower arm. However, this variation is not
permanent even if the system operates at m≈2.1 in steady
state. To experimentally verify this, a ramp variation in the
modulation index between m=1.7 to m=2.1 is realised.







Ca2 remain balanced during
the whole test as depicted in Fig. 15(a) with a capacitor
voltage oscillation of ≈7.8V in steady state. The grid current
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FIGURE 13: (a) Grid current ia (yellow), Arm currents iUa
(green) and iLa (blue), dc-port voltage E (red). Capacitor





vLCa2 (red) when (a)m = 1.7→ 2.5 and (b)m = 1.7→ 2.1.
ia (yellow), arm currents iUa (green) and i
L
a (yellow), dc-port
voltage E (red), and circulating current iΣa (pink) are shown
in Fig. 15(b).
E. PERFORMANCE COMPARISON BETWEEN CLC-II
AND SIMILAR STRATEGIES PREVIOUSLY DISCUSSED
IN THE LITERATURE
In [9], [23], among other works, the utilisation of circulating
current to avoid imbalance problems between the capacitor
voltages of the HBSMs and FBSMs, during over-modulation
operation, is reported. Again an external voltage control loop
was not considered in this previous work and a rigorous
mathematical methodology to minimise the required circulat-
ing currents was neither proposed nor discussed. In [9], the
FIGURE 14: (a) Capacitor voltages of vUCa1 (yellow), v
U
Ca2
(green), vLCa1 (blue), and v
L
Ca2 (red) . (b) Grid current ia
(yellow), arm currents iUa (green) and i
L
a (yellow), dc-port
voltageE (red), and circulating current iΣa (pink). (c) zoomed
view of (b) when m=2.
injected reactive current is calculated to ensure the bipolarity





m2 − 4 (47)
However, the current required to balance the capacitor
voltages of the HBSMs and FBSMs is not necessarily equal
to the minimum current required to achieved bipolarity. To






m2 − 4 (48)
Similarly to the reactive current case discussed in Section
VII-C, an explicit equation to calculate the value of α2 which
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FIGURE 15: (a) Capacitor voltages of vUCa1 (yellow), v
U
Ca2
(green), vLCa1 (blue), and v
L
Ca2 (red) . (b) Grid current ia
(yellow), arm currents iUa (green) and i
L
a (yellow), dc-port
voltage E (red), and circulating current iΣa (pink).
ensures the balance between the FBSMs and HBSMs was
not given. Therefore, again, the value has to be obtained
using simulation and/or experimental work combined with
some heuristic procedures. Using this approach for the ex-
perimental prototype, the value that ensures capacitor voltage
balancing for m≈2.5 is α2=1.65. Again, considering the
strong non-linearities of the system [see Fig. 6 and (48)], this
value is not necessarily appropriate for operating in steady
state with smaller value of m.
To demonstrate the potential problems, Fig. 16(a)-(b) show
the performance of the control strategy implied by (48), when
the modulation index is changed from m=1.7 to m=2.5 and
the required circulating current is calculated using (48) with
α2=1.65. The grid current ia, arm currents iUa and i
L
a , and
the dc-port voltage E are also shown in Fig. 16(a). The ca-
pacitor voltages vUCa1 (FBSM, yellow), v
U
Ca2 (HBSM, green),
vLCa1 (FBSM, blue), and v
L
Ca2 (HBSM, red) are shown in
Fig. 16(b). Notice that for m<2.5 the capacitor voltages
are unbalanced. If the modulation index reference is ramped
from m=1.7→2.1 the capacitor voltages remain unbalanced
as shown in Fig. 16(c). In this case, the capacitor voltage error
is ≈15V which is a relatively large error considering that the
nominal voltage of each submodule is 100V.
As demonstrated in Sections VII-C and VII-E, a single
value of α1,2 in either (46) or (48) is not adequate to achieve
capacitor voltage balancing between the HBSMs and FBSMs
FIGURE 16: (a) Grid current ia (yellow), Arm currents iUa
(green) and iLa (blue), dc-port voltageE (red), and circulating





(green), vLCa1 (blue), and v
L
Ca2 (red) when (a)m = 1.7→ 2.5
and (b) m = 1.7→ 2.1.
in the entire over-modulation range, particularly if the aim
is to minimise the reactive or circulating currents which
are required in the Hybrid MMC. Therefore, several values
of α1,2 could be required to achieve good performance in
a wide operating range. Moreover, extensive experimental
and simulation work could be required to implement the
previously reported approaches. Conversely, in the control
systems proposed here, the explicit equations [see (49)-(52)]
presented in the Appendix, can be used to minimise the
required reactive or circulating current which is necessary
to balance the HBSM-FBSM capacitor voltage for operating
the hybrid MMC with any value of m. Moreover, there is an
additional outer voltage control loop layer in the proposed
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approach. This additional loop [see Fig. 5(a)] is activated
when the capacitor voltage balancing error vΣCF − vΣCH is
larger than a predefined hysteresis band.
F. DYNAMIC AND STEADY STATE PERFORMANCE OF
THE OUTER CONTROL LOOP
This work proposes the use of a new outer voltage control
loop layer to ensure the capacitor voltage balance between
the HBSMs and FBSMs even if the feedforward currents
have errors. This loop is depicted in Fig. 5(a) and is based on
a lag compensator designed using the methodology discussed
in Section V-A and Fig. 7.
In the following results, to check the performance of the
lag compensator, an error is intentionally introduced in the
feed-forward compensating current using a step change to
reduce it to 50% of its correct value. Subsequently, after
200ms has elapsed, the lag compensator is activated to regu-
late the capacitor voltage error eFH between the FBSMs and
the HBSMs. During the test the hybrid MMC operates in the
over-modulation range with m=2.5 (E=96V) and it feeds a
load RL=7.3 Ω connected at the dc-side port.
In Fig. 17 some internal variables utilised by the CLC-I
algorithm implemented in the control platform (e.g. id and
iq) are obtained from the data acquisition system of the DSP.
The cell capacitor voltages are shown in Fig. 17(a). The
capacitor voltage error between the FBSMs and the HBSMs
is shown in Fig. 17(b). Initially eFH≈1.8V but once the
feed-forward current is reduced the voltage error increases
to eFH≈9.6V. After the lag compensator is activated the
voltage error is regulated with a settling time of ≈150 ms
[see Fig. 17(a)]. The feed-forward current iff and the output
of the lag compensator ilag are shown in Fig. 17(c). Initially,
the magnitude of the feed-forward current is ≈7.6A and the
output of the lag compensator is zero. At t1, a step reduction
of iff to 3.8A is introduced and, consequently, the error eFH
increases. After the outer control loop is activated at t2, the
reactive current reference is increased to i∗q=8.4A by the lag
compensator before falling back to the initial value i∗q≈7.6A
once eFH is reduced in steady-state. Notice that the large
error introduced artificially into iff is completely removed
by the lag compensator. In addition, the grid currents idq
and their references are shown in Fig. 17(d). Finally, the
circulating currents iΣαβ and their references are shown in
Fig. 17(e) notice that the circulating currents are negligible
because the CLC-I strategy is based on manipulating the
reactive grid-current.
The variables captured by the digital scope, corresponding
to the experimental test depicted in Fig. 17 are shown in
Fig. 18. The capacitor voltages vUCa1 (yellow, FBSM), v
U
Ca2
(green, HBSM), vLCa1 (blue, FBSM), and v
L
Ca2 (red, HBSM)
are shown in Fig. 18(a). After the feed-forward current is
reduced at t1, the capacitor voltages of the FBSMs increase,
while for the HBSMs the voltages decrease. The maximum
voltage difference is 18.3V but, in steady state, after the outer
control loop is enabled the voltage difference is 8.1V. The
grid current ia, the arm currents iUa and i
L
a , and the dc-port
FIGURE 17: Lag operation using CLC-I:(a) cell capacitor
voltages, (b) voltage error eFH between the FBSMs and the
HBSMs, (c) feed-forward current and lag current, (d) grid





voltage are shown in Fig. 18(b). A zoomed view of Fig. 18(b)
is shown in Fig. 18(c) corresponding to the zone where the
lag compensator is activated. Before t2, the peak-to-peak
grid current is 16.4A which increases to 22.9A once the lag
compensator is enabled.
The experimental tests are repeated, using identical con-
ditions, for the CLC-II strategy. Again some of the internal
variables (e.g iΣ+q ) are obtained using the data acquisition
system available in the DSP-based control platform. The cell
capacitor voltages are shown in Fig. 19(a), the voltage error
between the FBSMs and HBSMs eFH is shown in Fig. 19(b).
Initially, the capacitor voltage error is eFH≈3.7V which
increases to eFH≈11.1V when the feed-forward current is
reduced (by 50%). However, when the outer control loop
[shown in Fig. 5(a)] is activated, the voltage error is reduced
back to its initial value.
The feed-forward current and the current produced at the
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FIGURE 18: Lag operation using CLC-I: (a) Capacitor volt-




Ca1 (blue), and v
L
Ca2
(red). (b) grid current ia (yellow), the arm currents iUa (green)
and iLa (blue), and the dc-port voltage E (red). (c) zoomed
view of (b) once the lag compensator is activated.
output of the lag compensator are depicted in Fig. 19(c). Ini-
tially, the feed-forward current is 5.2A and the lag compen-
sator is disabled. At t1, the feed-forward current is reduced
by≈50% and the error eFH increases. After the outer control
loop is activated at t2, the magnitude of iΣ+q reaches 6.1A
which is again reduced to iΣ+q ≈5.2A when the error eFH
achieves steady state. Again, the large error introduced artifi-
cially into iff is completely removed by the lag compensator.
The grid currents idq and i∗dq are shown in Fig. 19(d), notice
that the converter operates with unity power factor during the
whole test, with i∗d=− 7.9A (which is one of the advantages
of the CLC-II strategy). Finally, the circulating currents iΣαβ
and their references are shown in Fig. 19(e). The settling time
of the capacitor voltage regulation is ≈160ms, as shown in
Fig. 19(a) and Fig. 20(a).
FIGURE 19: Lag operation using CLC-II:(a) cell capacitor
voltages, (b) voltage error eFH between the FBSMs and the
HBSMs, (c) feed-forward current and lag current, (d) grid





The variables captured by the digital scope, corresponding
to the experimental test of Fig. 19 are shown in Fig. 20. In this







shown in Fig. 20(a). After the feed-forward current is reduced
the capacitor voltage difference increases to 22.7V, but once
the outer control loop is activated the original conditions
are restored. Due to the asymmetry in the charging process
between the upper and lower arm cells (see Section IV-B),
the upper arm capacitor voltage balancing is faster (∆t≈90
ms) than that of the lower arm (∆t≈160 ms). The grid
current ia, arm currents iUa and i
L
a , dc-port voltage E, and
circulating current iΣa are shown in Fig. 20(b), a zoomed view
of Fig. 20(b) is shown in Fig. 20(c), corresponding to the
zone where the outer control loop is activated. When CLC-
II is used the grid current is not affected and the converter
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operates with unity power factor. The peak-to-peak value of
the grid current ia is 15.6A.
FIGURE 20: Lag operation using CLC-II: (a) Capacitor





vLCa2 (red). (b) grid current ia (yellow), the arm currents i
U
a
(green) and iLa (blue), and the dc-port voltage E (red). (c)
zoomed view of (b) once the lag compensator is activated.
G. DYNAMIC RESPONSE OF THE PROPOSED
CONTROL STRATEGIES FOR STEP VARIATIONS IN THE
LOAD
The control performance is tested considering a load impact
at the dc-port side. The hybrid MMC is operating with
m=2.5 feeding a resistive load RL=11 Ω when an impact
load occurs and the load resistance is reduced to RL=7.3 Ω.
The performance of both control strategies (CLC-I and CLC-
II) is analysed and compared.
Fig. 21 shows the converter variables when CLC-I is used.
FIGURE 21: Impact load using CLC-I: (a) Capacitor volt-




Ca1 (blue), and v
L
Ca2
(red). (b) grid current ia, arm currents iUa and i
L
a and the dc-
port voltage E. (c) zoomed view of (b).







in Fig. 21(a). Initially, the capacitor voltage oscillations
around the mean value are 5.6V and after the load impact
they are slightly increased to 7.8V. During the whole test,
the FBSMs and HBSMs remain balanced. Notice that, the
average voltage of the upper and lower sub-modules have a
dip of about 5.2V, due to the load impact, but the control of
vΣC0 [see Fig. 8] is able to regulate the total capacitor voltage
of each arm in about 400ms.
The grid current ia, arm currents iUa and i
L
a and the dc-
port voltage E are shown in Fig. 21(b) and (c). During the
entire test the grid side operates with a power factor of ≈0.7
because the CLC-I strategy is being used. The peak-to-peak
value of the grid current ia is 7.3A before the load impact
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and increases to 12.7A after the load impact before settling
down to ≈10.9A in steady state. Immediately following the
load impact the dc-port voltage has a dip of ≈25V and the
control system is able to restore it to the reference value of
E=96V in ≈60ms.
The experimental tests are repeated, using identical condi-
tions, for the CLC-II strategy. The experimental results are
shown in Fig. 22.
FIGURE 22: Impact load using CLC-II: (a) Capacitor volt-




Ca1 (blue), and v
L
Ca2
(red). (b) grid current ia, arm currents iUa and i
L
a and the dc-
port voltage E. (c) zoomed view of (b).







shown in Fig. 22(a). Initially, the capacitor voltage oscil-
lations, around the mean value, are 6.4V. After the load
impact, the capacitor voltage oscillations are ≈9.4V [see the
green waveform in Fig. 22(a)]. Due to the load impact, the
mean capacitor voltages decrease initially by 8.8V before the
global capacitor voltage control system regulates them back
to the reference value in 450ms. Fig. 22(b) and (c) show the
grid current ia, arm currents iUa and i
L
a and the dc-port voltage
E. Before the perturbation, the peak value of the circulating
current is 3.4A which increases to 7.6A after the load impact.
The main advantage of the CLC-II strategy with respect
to CLC-I, is that the converter operates with unity power
factor at the grid-side port. However, as discussed in detail
in Section IV-C [see also (37)-(38)], the CLC-II strategy has
a smaller voltage margin to regulate the circulating currents
used in the hybrid-MMC. Therefore its dynamic response
is slower than that obtained with the CLC-I strategy (see
Fig. 21). This is also confirmed by the response of the control
system regulating the dc-link voltage. The dc-port voltage
decreases by ≈25V and the control system regulates it back
to E=96V in ≈95ms.
H. STEADY-STATE WAVEFORMS AND CAPACITOR
VOLTAGE SPECTRUM FOR THE PROPOSED CONTROL
STRATEGIES.





(FBSM), and vLCa2 (HBSM) in steady-state operation are
shown for both control strategies (CLC-I and CLC-II). For
this test the converter is operating with a modulation index of
m=2.5 and a resistive load of 11Ω is connected to the dc-link
port. The steady state responses for the CLC-I and CLC-II
strategies are shown in Figs. 23(a) and (b) respectively.
When CLC-II is used, the charging/discharging behaviour
of the sub-modules of the upper and lower arms is no
longer symmetric because the arm currents are asymmetric,
according to (33)-(34), and this is reflected in the waveforms
depicted in Figs. 23(a) and (b). For both strategies, the ca-
pacitor voltage ripple is more significant for the FBSMs with
peak to peak values of 6.2V and 8.3V for CLC-I and CLC-II
respectively. The ripple in the HBSMs is much less because
only the FBSMs contribute to the arm voltage when it is
negative during over-modulation (the HBSMs are bypassed
and produce zero contribution).
The spectra, obtained using the Discrete Fourier Transform
(DFT), of the capacitor voltages vUCa1 (FBSM) and v
U
Ca2
(HBSM) for CLC-I and CLC-II are shown in Fig. 24(a) and
(b) respectively where the magnitudes are expressed as a
percentage of the fundamental. Since the magnitude of the
harmonic components are low (<3%), an expanded view of
the spectrum is shown in Fig. 24. Notice that regardless of the
strategy, the harmonic components of the FBSM capacitor
voltages are greater than those of the HBSMs. For instance,
for CLC-I, the second harmonic of vUCa1 (FBSM) and v
U
Ca2
(HBSM) are 0.8% and 0.1% respectively while, for CLC-II,
the second harmonic of vUCa1 and v
U
Ca2 are 1.2% and 0.2%
respectively.
In Fig. 24, The DFTs corresponding to the upper arm
capacitor voltages are shown. For CLC-I both the upper and
the lower arm capacitor voltages have very similar, almost
identical, spectra. For CLC-II, there are more asymmetries in
the circulating currents of the upper and lower arms [see (35)-
18 VOLUME 4, 2016
Donoso et al.: A Nested Closed-Loop Control for the balance of the Cell Capacitor Voltages in a Hybrid MMC
FIGURE 23: Capacitor voltages of vUCa1 (yellow), v
U
Ca2
(green), vLCa1 (blue), and v
L
Ca2 (red) for CLC-I (a) and CLC-
II (b).
(36)]. Therefore, one of the arms can have a slightly higher
or lower second order capacitor voltage harmonic magnitude
(less than ≈0.3%).
In most of the experimental work in this research effort,
the CLC-II strategy produces slightly greater harmonic com-
ponents in the capacitor voltages than CLC-I . This fact is
mainly due to the asymmetries in the upper/lower circulating
currents, which were discussed in detail in Section IV.B.
Finally, the grid current ia, the arm currents iUa and i
L
a ,
the dc-port voltage E are shown in steady-state when m=2.5
for CLC-I and CLC-II in Fig. 25(a) and (b) respectively. In
steady-state, when CLC-I is considered, the magnitude of
the reactive current is i∗q≈5A which is equivalent to a power
factor of 0.7. Conversely, when CLC-II is used the converter
operates with unity power factor and the magnitude of the




In comparison to a conventional MMC, the hybrid MMC
allows operation with a suppressed dc-side voltage which
can have significant advantages for many applications such
as in HVDC converters and in high power drive applications.
However, operation when the dc voltage is significantly re-
duced and is below the peak of the ac phase voltage (modula-
tion index >2) is not possible without additional attention
to the problem of energy balance between the full-bridge
















FIGURE 24: Spectral estimation obtained using the Dis-
crete Fourier Transform (DFT) of vUCa1 (FBSM) and v
U
Ca2
(HBSM) for CLC-I (a) and CLC-II (b).
FIGURE 25: Grid current ia, the arm currents iUa and i
L
a , the
dc-port voltageE are shown in steady-state whenm=2.5 for:
(a) CLC-I and (b) CLC-II.
conditions the arm currents become unipolar and it is not
possible to achieve energy balance with conventional control
approaches. Nevertheless, the ability to operate with a signif-
icantly depressed dc side voltage is essential to maximise the
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benefits of the hybrid MMC and it is therefore important to
develop control approaches that can achieve this.
This paper has proposed two strategies to guarantee the
capacitor voltage balance between the FBSMs and HBSMs
in a hybrid MMC operating with a modulation index >2.
The first strategy, CLC-I, uses additional reactive grid-current
while the second strategy, CLC-II, uses an additional com-
ponent in the circulating current iΣ+q , that does not affect
the overall arm energy balance. Both strategies use feed-
forward terms to improve the transient response. A signifi-
cant advantage of the proposed strategies is that an explicit
methodology to calculate the feed-forward optimal currents
is presented and, in particular, explicit expressions for the
reactive current (CLC-I) and circulating current (CLC-II) are
derived. This allows the additional current required in either
method to be minimised at all operating conditions, which
has not been possible with previous methods. In addition, a
closed-loop control regulates the measured capacitor voltage
error between the FBSMs and the HBSMs to compensate for
parameter variations between the real system and those used
in the feed-forward current calculations.
The proposed controllers have been validated under
steady-state and transient conditions using experimental tests
on a prototype converter. The dynamic and steady state
performance has been shown to be very good for all the ex-
perimental conditions studied. It has been concluded that the
control approach based on reactive grid-current has a better
dynamic response since a relatively high voltage margin is
available to impose the required grid current. On the other
hand, the compensating scheme based on internal circulating
currents has the advantage of allowing operation with unity
power factor at the grid side.
IX. APPENDIX
The change of the FBSMs energyW (−)F1 andW
(−)
F2 are shown
in eq. (49) and (50) respectively. The are expressed as a
function of the dc-port voltage E, the magnitude of the grid
voltage Vg , the active and reactive current id and iq and the
number of FBSMs NF . In addition, general expressions for
the magnitude of the reactive current i∗q (CLC-I) and circu-
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